ABSTRACT This investigation considers a method to ameliorate drain induced barrier lowing behavior in amorphous-indium-gallium-zinc-oxide thin-film transistors. The V th is found to shift negatively when increasing the I D -V G measurement condition V D from 0.1 to 15 V. The current-voltage curves show that this degradation is caused by the effective channel length (L eff ) being shorter than the mask channel length (L). Using the transmission line method to extract L eff , we discover that the degradation will be completely suppressed by an annealing treatment. As a result, the degradation mechanism of shorter channel length a-IGZO thin film transistors is due to oxygen-vacancies which are located between the channel and the source/drain junction.
I. INTRODUCTION
Recently, portable electronic products combined with display, memory [1] , [2] , and logic devices have been a tendency in modern digital age. Transparent oxide-based thin film transistors (TFTs) such as inverted staggered amorphous InGaZnO (a-IGZO) TFTs have attracted much attention due to their considerable potential for use in flat, flexible, and transparent display applications. They possess advantageous properties such as high mobility (10-20 cm2/V·s) [3] - [5] , excellent uniformity, low process temperature and good transparency (band gap of 3-3.4 eV) to visible light [6] - [9] . However, there are some difficulties [10] - [14] necessary to overcome for oxide TFTs to be practical in such applications; namely, short channel effects in scaled down (<10 μm) a-IGZO TFTs will have to be controlled in order to allow proper operation of the TFT. It is well known that short channel effects, such as drain induced barrier lowering (DIBL), start to affect a-IGZO TFT performance when length becomes very small (<10 μm). Understanding of how a-IGZO TFT performance is affected by varying L is, therefore, essential in the process of evaluating new a-IGZO TFT technologies. This paper, therefore, investigates the length dependence in inverted staggered a-IGZO TFTs. The channel length dimensions were found to have a significant effect on the on-current and threshold voltage as well as affecting the appearance of short channel effects (<10 μm). 
II. EXPERIMENT
TFTs have four structural types: coplanar, inverted coplanar, staggered and inverted staggered. The staggered transistors are those in which the source, drain and gate are not on the same side of the semiconductor. Inverted means that the gate of this transistor is the bottom gate rather than the top gate. Inverted staggered TFTs have many advantages, such as better performance and lower leakage. Most current TFTs use the inverted staggered structure. Inverted staggered aInGaZnO TFTs with an ESL and a via-contact structure were fabricated on a glass substrate, as shown in Figure 1 (a), with transmission electron microscopy (TEM) image and optical microscope (OM) image are shown in Figure 1 (b) and Figure 1 (c). The gate metal and gate insulator layers were Mo (150 nm) and SiOx (300 nm), respectively. A 50nm-thick a-InGaZnO active layer was deposited by a dc-type sputtering system with a target of In2O3:Ga2O3:ZnO = 1:1:1 in atomic ratio and then patterned. A 200-nm-thick SiOx etch-stop layer (ESL) was deposited by plasma-enhanced chemical vapor deposition (PECVD). The via-contact type source/drain electrodes of either 250-nm-thick Mo were formed by sputtering and then patterned. Next, a 200-nmthick SiOx/SiNx film was deposited as the passivation layer using PECVD. Finally, the devices were annealed in an oven at 350 • C in atmospheric ambient. The size of contact via is 4 μm. In this work, the I-V measurements was performed using an Agilent B1500A semiconductor device analyzer. Furthermore, the vacuum measurement environment of 1×10-3 torr atmosphere pressure was controlled by a vacuum pump. All measurements were carried out in a darkened environment. a vacuum in L = 6 μm, L = 8 μm, L = 10 μm, and L = 12 μm devices. As the L scales down from 12 μm to 6 μm, the VD increases during sweeping, the absolute ID-VG curves exhibit more serious negative threshold voltage (Vth) shift and larger on-current. The threshold voltage is defined as the gate voltage corresponding to drain current of 1 nA at VD = 0.1V. This value is defined by Taiwan's TFT LCD Panel Factory as their standard method to extract the Vth on IGZO TFTs by applying the method used to extract Vth from LTPS TFTs. The Vth is extrapolated from measurement of the maximum slope gm(max) of the ID-VG curve, as described in [15] . Vth(ext) can be calculated for LTPS TFTs using: Vth(ext) = VG(gm(max)) − ID(gm(max)) /gm(max), where VG(gm(max)) is the gate voltage at the point of the maximum slope of the ID-VG curve; ID(gm(max)) is the drain current at the point of the maximum slope of the ID-VG curve; gm(max) is the maximum slope of the ID-VG curve in the linear region. They found the value of Vth extracted by the method of gm(max) is almost similar to the value defined as the gate voltage when ID = 1 nA. For LTPS TFTs, both methods can be used. As the gm(max) method is somewhat complicated, the TFT LCD Panel Factory always uses the ID = 1 nA method for LTPS TFTs. On the contrary, the gm cannot become saturated on the IGZO TFT because of its property. Although we cannot use the method of gm(max) to extract Vth on IGZO TFTs, it can be defined as the gate voltage when ID = 1 nA. The behavior where the reduction of threshold voltage varies with VD is called drain induced barrier lowering (DIBL). According to previous study [16] , the water dipoles act as conveyors to convey the electric-field from drain-side to source-side regardless of the long-channel length, which thus can lower the source-barrier height and further result in DIBL behavior. In this paper, the change of Vth with varied VD in different ambient conditions (atmosphere, vacuum, and moisture) for fixed width (W) = 4 µm and fixed length (L) = 6 µm are depicted in Figure 3(a)-(c) .
III. RESULT AND DISCUSSION
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ID is independent of VD in this formula; our experimental results, however, indicate that ID increases as VD increases. According to channel-length modulation (CLM) [17] , the saturation mode occurs because the active channel undergoes a "pinch off" at the drain side. However, the "pinch off" is not the end of the influence of the VD. Furthermore, increasing VD continues to affect the active channel because the pinch off point moves closer to the source side. This increasing ID phenomenon will become more obvious in shorter length a-IGZO devices when VG = 5V and VD = 30V, as shown in Figure 5 . To further investigate the origin of this DIBL behavior, I-V measurements with different L in various temperatures are carried out. Figure 6 shows the change of Vth under various measurement condition VD for L = 6 µm, 7 µm, and 8 µm at 25 • C and 100 • C. For the device which at 25 • C, L = 6 µm exhibits the most serious DIBL deterioration, while the L = 8 µm device shows the smallest DIBL degradation. After I-V measurement at 100 • C, the change of Vth is gradual in the L = 6 µm device, and seems to become saturated for the entire range of VD in 8 µm device. Given that in thin-film transistors, n-type layers are necessary for ohmic contacts with source/drain metals, the existence of heavily doped n-type a-IGZO is a requirement for high performance a-IGZO TFTs. There are some reports on making n-type a-IGZO for use in a-IGZO TFTs, where the a-IGZO is made highly conductive by Ar [18] , [19] or H2 [14] , [20] plasma treatments. Another way to achieve high conductivity is to have hydrogen diffuse into the a-IGZO, which VOLUME 6, 2018 687 can be done by depositing silicon nitride through plasmaenhanced chemical vapor deposition (PECVD) on top of the a-IGZO [21] , [22] . In this experiment, the source/drain ntype a-IGZO region was formed by Ar plasma treatment in the process of pattern via-contact hole. The oxygen on the a-IGZO film surface is dissociated by the Ar ion bombardment. Thus, the net electron concentration of 10 20 -10 21 cm −3 is due to the formation of an oxygen deficient surface layer as compared to the bulk a-IGZO film. Therefore, it is clear that n-type a-IGZO in via-contact type TFTs is due to the creation of oxygen vacancies during viacontact hole etching process [18] , [23] . Oxygen vacancies act as electron donors [24] - [31] as Vo = Vo 2+ + 2e − . Figure 7 (a) and (b) describes the schematic carrier concentration distribution for short (6 µm) and long (12µm) channel a-IGZO TFTs at the thermal equilibrium state before and after annealing treatment, respectively. The oxygen-vacancies near the junctions affect the overall carrier concentration of the active channel. The effect of these oxygen vacancies becomes stronger as L becomes smaller. In contrast to a short channel device, a long channel device may be affected insignificantly, as N + -IGZO only affects the edge of the active channel without effectively changing the overall carrier concentration of the active channel. Note that the Vth of the short channel device is smaller than that of the long channel device, as shown in Figure 6 , because of their difference in channel carrier concentration. After the annealing treatment, the oxygen vacancies are repaired by oxygen atoms [32] - [34] which diffuse from other layers, as shown in Figure 7 (b) and Figure 9(d) . The overall carrier concentration will be reduced in both channel length devices, and the effective channel lengths become longer. DIBL deterioration, while the L = 10 µm device shows the smallest DIBL degradation. After 15 minutes of annealing, the change of Vth is gradual in the L = 6 µm device, and seems to become saturated for the entire range of VD in L = 8 µm and 10 µm devices. Finally, the DIBL effect disappears in devices of any dimension after 30 minutes of annealing. Since the only difference in these three devices is the channel length, it is reasonable to speculate that drain and source junction regions are the cause of the Vth dependence on VD.
To further investigate the influence of the annealing treatment on the devices, the differences between effective channel length and the mask channel length ( L) are extracted by the transmission line method (TLM) [35] . Figure 9 (a)-(c) shows the contact resistance before annealing for different channel length devices, from L = 4 µm to L = 12 µm at fixed VG, which also varies from 15V to 20V. A decrease in L from 3.8 µm to 0.5 µm was observed in devices that underwent an annealing treatment, as shown in Figure 9(a)-(c) . These results indicate that the annealing treatment affects effective channel length, 688 VOLUME 6, 2018 and results verify that the area of N + a-IGZO region was reduced.
IV. CONCLUSION
Our group investigated the Vth dependence on measurement condition VD in a-IGZO TFTs. The Vth shifts in the negative direction when VD increases, especially in short channel length devices. The oxygen-vacancies near the junctions of the drain side and source side affect the overall carrier concentration of the channel. The effect of these oxygen vacancies becomes stronger as L decreases, and L eff becomes smaller than L. The degradation can be totally controlled by an anneal treatment, where the oxygen vacancies are repaired by oxygen atoms. The carrier concentration will decrease in the a-IGZO channel. Therefore, these short channel effect issues in a-IGZO TFTs are effectively ameliorated by this annealing process.
